

T.O.M.A.S Team







### We will continue a bit more with software activities.

- Let's try to rewrite our L4\_DAC\_ADC application to use Low Layer libraries.
- In this step we will create an empty STM32CubeMX template and then, we will try to write complete application (except clock configuration) using only Low Layer library. Then we will compare the code size.
- There are two ways to complete this task:
  - Use of unitary init functions requiring good knowledge of the peripherals (following reference manual configuration steps)
  - Use of init functions (similar method to Standard Peripherals Library)
- Let's try the first option, then we can compare the code size of the projects
- What would be the difference?



### Goal of this part 3

✓ Gain knowledge about complete ST software offer for STM32 microcontrollers

✓ Gain knowledge about Low Layer Library concepts: unitary and init

Practice Low Layer Library concept on previously generated HAL based project

Gain knowledge about differences between HAL and LL concepts.



# Creating the L4\_DAC\_ADC project with full usage of LL library

 $\langle \cdot \rangle$ 





### New project creation

	New Project												X
	MCU Selector B	oard S	Selecto	r									
	MCU Filters												
	Series :			Li	nes:		Pac	kage :					
	STM32L4		•	S	TM32L4x6		▼ LQ	FP64		▼	More Filt	ers 🕶	
	Peripheral Selec	tion			MCUs List: 4	Items							
	Peripherals	Nb	Max		мси		Lines	Package	Flash	Ram	Eeprom	IO	T.
	ADC 12-bit	0	16		STM32L476R	RCTX	STM32L4x6	LOFP64	256	128	0	51	
	ADC 16-bit	0	0		STM32L476R	RETX	STM32L4x6	LQFP64	512	128	0	51	
201 1HT 522	CAN	0	1		STM32L476R	RGTX	STM32L4x6	LQFP64	1024	128	0	51	
New Project	COMP	0	2	-	STM32L486R	RGTX	STM32L4x6	LQFP64	1024	128	0	51	
1. A 4	DAC 12-DIL		2	-									
Local Destant	DFSDM						heMY Untitle	d- STM32147	6RGTv				
Load Project	DSIHOST					511415200		u. 511¥152L47					
	Ethernet				File	Project	Pinout Wind	ow Help					
					1.00								
Help	FMC			_		) 🖻 🗟	🖯 🗟 🍦 🖉	5					
Help	FMC FMPI2C FSMC			Ξ	Pino	Dut Clock	Configuration	Configuration	Power Consu	mption Calcula	ator		
Help	<ul> <li>FMC</li> <li>FMPI2C</li> <li>FSMC</li> <li>HDMI CEC</li> </ul>			Ξ	Pino	Dut Clock	E 🖫 🎍 🖉 Configuration	Configuration	Power Consu	mption Calcula	ator		
Help	FMC     FMPI2C     FSMC     HDMI CEC     HRTIM				Pino Cont D	Dut Clock figuratio AiddleWa	Configuration	Configuration	Power Consu	mption Calcula	ator		
Help	FMC     FMPI2C     FSMC     HDMI CEC     HRTIM     IZC		3		Pino Conf	Dut Clock figuratio	Configuration	Configuration	Power Consu	mption Calcula	ator		
Help	FMC     FMPI2C     FSMC     HDMI CEC     HRTIM     I2C     I2S     TDTM		30		Pino Cont E	figuratio AiddleWa	Configuration	Configuration	Power Consu	mption Calcula	stor		
Help			30		Pino Cont I N	iguratio AiddleWa FRE FRE FRE	Configuration	Configuration	Power Consu	mption Calcula	ator 9984	PB3 PD2 PC12	PCI0 PAIS
Help			302		Pino Conf PN Pino Pino PN PN PN PN	Clock figuratio AiddleWa FAT FAT FRE Seriphera	Configuration n res FS ERTOS DEVICE HOST	Configuration	Power Consu	mption Calcula SS & 88 8	ator 64 84 84 84 84 84 84 84 84 84 84 84 84 84	PB3 PD2 PC12	PCI1 PCI0 PAIS
Help			3 0 2 2		Pino Conf + N E Pino Pino	Dut Clock figuratio AiddleWa FAT FAT FRE FRE Seriphera AD	Configuration n res FS ERTOS DEVICE HOST als C1	Configuration	Power Consu G VBAT PC13	mption Calcula	ator 994 882 84	PB3 PD2 PC12	PCI1 PC10 PA15
Help	<ul> <li>FMC</li> <li>FMPI2C</li> <li>FSMC</li> <li>HDMI CEC</li> <li>HRTIM</li> <li>I2C</li> <li>I2S</li> <li>IRTIM</li> <li>LPTIM</li> <li>LPUART</li> <li>OPAMP</li> <li>QUADSPI</li> </ul>		3 0 2 2		Pino Conf PN Pino PN P	i clock figuratio MiddleWa FAT FAT FAT FAT FAT FAT FAT FAT FAT FAT	Configuration n res FS ERTOS DEVICE HOST ds C1 E	Configuration	Power Consu VBAT PC13 PC1.	mption Calcula	ator 882 884 884 884 884 884 884 884 884 884	PB3 PD2 PC12	PC11 PC10 PA15
Help			3 0 2 2 2		Pino Conf PN Pino PN P	Dut Clock figuratio MiddleWa Graf FAT Graf Periphera Construction Cons	Configuration n res FS ERTOS DEVICE DEVICE DEVICE DEVICE C1 C2 C3 H	Configuration	Power Consu VBAT PC13 PC1 PC1	mption Calcula	ator BB BB BB BB BB BB BB BB BB BB BB BB BB	PB3 PD2 PC12	PCI1 PCI0 PAIS
Help			2 2 2		Pino Cont Pino Pino Pino Pino	out Clock figuratio figuratio MiddleWa     FAT     FRE     OUS	Image: Configuration     n     res     FS     ERTOS     DEVICE     HOST     ds     C1     C2     C3     H1     Ap1	Configuration	Power Consu VBAT PC13 PC1 PC1 PC1	mption Calcula	ator BB BB BB BB BB BB BB BB BB BB BB BB BB	PB3 PD2 PC12	PC11 PC10 PA15
Help			3 0 2 2 2 2 2 1		Pino Conf P P	figuratio AiddleWa AiddleWa FRE FRE FRE FRE FRE FRE ADC FRE ADC ADC FRE ADC ADC FRE ADC ADC FRE CAR CAR CAR CAR CAR CAR CAR CAR CAR CAR	Image: Configuration     n     res     FS     ERTOS     DEVICE     HOST     ds     C1     C2     C3     V1     4P1     4P2	Configuration	Power Consu VBAT PC13 PC1 PH0/ PH1/	mption Calcula SSA 88 88 89	ator 889 882 884 884 884 884 884 884 884 884 884	PB3 PD2 PC12	PC11 PC10 BA15
Help			3 0 2 2 2 2 1		Pino Conf P P	figuratio AiddleWa AiddleWa FRE FRE FRE FRE FRE FRE FRE ADC FRE ADC FRE FRE FRE ADC FRE FRE FRE FRE FRE FRE FRE FRE FRE FRE	Configuration  n rres FS ERTOS DEVICE HOST ds C1 C2 C3 H1 HP1 HP2 C C C3 C C C C C C C C C C C C C C C C	Configuration	Power Consu	mption Calcula SSA 88 88 89	ator 889 884 884 884 884 884 884 884 884 884	PB3 PD2 PC12	PCII PCIO PAIS
Help	<ul> <li>FMC</li> <li>FMPI2C</li> <li>FSMC</li> <li>HDMI CEC</li> <li>HRTIM</li> <li>I2C</li> <li>IZS</li> <li>IRTIM</li> <li>LPTIM</li> <li>LPUART</li> <li>OPAMP</li> <li>QUADSPI</li> <li>RTC</li> <li>SAI</li> <li>SDIO</li> <li>SDMMC</li> <li>SPDIFRX</li> <li>SPI</li> </ul>		3 0 2 2 2 2 1 3				Configuration	Configuration	Power Consu 9 9 9 9 9 9 9 9 9 9 9 9 9	mption Calcula	ator	PB3 PD2 PC12	PCI1 PCI0 PAIS
Help	<ul> <li>FMC</li> <li>FMPI2C</li> <li>FSMC</li> <li>HDMI CEC</li> <li>HRTIM</li> <li>I2C</li> <li>IZS</li> <li>IRTIM</li> <li>LPTIM</li> <li>LPUART</li> <li>OPAMP</li> <li>QUADSPI</li> <li>RTC</li> <li>SAI</li> <li>SDIO</li> <li>SDMMC</li> <li>SPDIFRX</li> <li>SPI</li> <li>SWPMI</li> </ul>		3 0 2 2 2 2 1 3		Pino Conf Pino Pino P P P	ADDE CONSTRUCTION OF CONSTRUCTUON OF CONSTRUCTUON OF CONSTRUCTUO OF CON	Configuration	Configuration	Power Consu	mption Calcula SSA 88 88 89	ator	PB3 PD2 PC12	PC11 PC10 PA15
Help	<ul> <li>FMC</li> <li>FMPI2C</li> <li>FSMC</li> <li>HDMI CEC</li> <li>HRTIM</li> <li>I2C</li> <li>I2S</li> <li>IRTIM</li> <li>LPTIM</li> <li>LPUART</li> <li>OPAMP</li> <li>QUADSPI</li> <li>RTC</li> <li>SAI</li> <li>SDIO</li> <li>SDMMC</li> <li>SPDIFRX</li> <li>SPI</li> <li>SWPMI</li> </ul>		2 2 2 2 1 3			ADDE Clock figuratio figuratio figuratio figuratio figuratio ADDE ADDE ADDE ADDE CAN CAN CAN CAN CAN CAN CAN CAN	Configuration	Configuration	Power Consu	mption Calcula SSA		PB3 PD2 PC12	PCII PCIO PAIS

- Open STM32CubeMX
- Select New Project
- Menu  $\rightarrow$  File  $\rightarrow$  New project
- Select STM32L4
  - STM32L4x6
  - LQFP64 package
  - STM32L476RGTx
- Do not select any peripherals (will be added manually later on)





### Template project generation

- Go to Clock Configuration Tab
- Set clocks to 80MHz (based on 16MHz HSI\*PLL)
- Save project as LL\_L4\_DAC\_ADC
- Generate the C project for SW4STM32
- Import new project into the SW4STM32 workspace used in previous exercises



•	
Project Settings	x
roject Code Generator Advanced Settings	
Project Settings	
Project Name	
LL_L4_DAC_ADC	
Project Location	
C:\_Work\_Seminar\ Browse	]
Toolchain Folder Location C:\_Work\_Seminar\LL_L4_DAC_ADC\	]
Toolchain / IDE	
SW4STM32   Generate Under Root	

- Generate the code with new features added
- Open newly generated project in SW4STM32





### LL\_L4\_DAC\_ADC using unitary functions

8







### Copy LL library files into the project

- From repository STM32CubeMX → Menu → Help → Updater Settings get repository path (marked .) below)
- From .\STM32Cube\_FW\_L4\_Vx.x.x\Drivers\STM32L4xx\_HAL\_Driver\inc COpy:

stm32l4xx\_ll\_adc.h
stm32l4xx\_ll\_bus.h
stm32l4xx\_ll\_dac.h
stm32l4xx\_ll\_dma.h
stm32l4xx\_ll\_gpio.h
stm32l4xx\_ll\_rcc.h
stm32l4xx\_ll\_tim.h

\$PROJ\_DIR\Drivers\STM32L4xx\_HAL\_Driver\Inc\

• Refresh (F5) the project source files – now, new files will become visible





## Writing the code LL\_L4\_DAC\_ADC project - tasks 10

#### Within **main.c** file perform the following actions

- 1. Include necessary LL header files.
- 2. Declare data buffers for DAC and ADC.
- 3. Initialize peripherals one by one (mind to connect the clock to the peripheral first ③).
- 4. Start the peripheral using LL functions.

As a reference please use already copied header and source files for LL part of the library.





### Replacing HAL functions with unitary LL 1 - LL\_L4\_DAC\_ADC project - includes

- All used peripherals (ppp) need dedicated low layer header file stm3214xx\_11\_ppp.h
- We have to include them in main.c file in USER CODE section.
- Please try to find and declare proper ones:







### Replacing HAL functions with unitary LL 1 - LL\_L4\_DAC\_ADC project - includes

- All used peripherals (**ppp**) need dedicated low layer header file **stm3214xx 11 ppp.h**
- We have to include them in main.c file in USER CODE section.

```
/* USER CODE BEGIN Includes */
#include "stm3214xx_ll_adc.h"
#include "stm32l4xx ll dac.h"
#include "stm3214xx ll dma.h"
#include "stm3214xx_ll_gpio.h"
#include "stm32l4xx_ll_rcc.h"
#include "stm3214xx_11_tim.h"
#include "stm3214xx_11_bus.h"
/* USER CODE END Includes */
```





### Replacing HAL functions with unitary LL 2 - LL\_L4\_DAC\_ADC project – data buffers declaration

13

• It is necessary to define the source buffer for DAC (dacbuf[]) and destination buffer for ADC to store the measured data (adcbuf[]). Size for both can be 32.

/* USER CODE BEGIN PV */	
/* Private variables	*/
/* USER CODE END PV */	





### Replacing HAL functions with unitary LL 2 - LL\_L4\_DAC\_ADC project – data buffers declaration 14

• It is necessary to define the source buffer for DAC (dacbuf[]) and destination buffer for ADC to store the measured data (adcbuf[]). Size for both can be 32.

uint16\_t adcbuf[ADCBUFSIZE];

/\* USER CODE END PV \*/





#### The task is to configure 2 analog pins (PA1 – ADC1 Channel6 and PA4 – DAC1 output1)

- 1. Before PPP configuration it is necessary to connect the clock to the PPP peripheral. To do this we can use dedicated function: LL\_AHB2\_GRP1\_EnableClock()
- 2. Configure GPIOA, pin1 into analog mode using LL\_GPIO\_SetPinMode()
- 3. Perform step 2 for GPIOA, pin4
- 4. Connect GPIO analog switch to ADC1 input for PA1 using LL\_GPIO\_EnablePinAnalogControl()

```
/* USER CODE BEGIN 2 */
```

```
/* GPIO LL configuration */
```





#### The task is to configure 2 analog pins (PA1 – ADC1 Channel6 and PA4 – DAC1 output1)

- 1. Before PPP configuration it is necessary to connect the clock to the PPP peripheral. To do this we can use dedicated function: LL\_AHB2\_GRP1\_EnableClock()
- 2. Configure GPIOA, pin1 into analog mode using LL\_GPIO\_SetPinMode()
- 3. Perform step 2 for GPIOA, pin4
- 4. Connect GPIO analog switch to ADC1 input for PA1 using LL\_GPIO\_EnablePinAnalogControl()

```
/* USER CODE BEGIN 2 */
/* GPIO LL configuration */
LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA); //enable clock to the GPIOA peripheral
LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_1, LL_GPIO_MODE_ANALOG);
LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_4, LL_GPIO_MODE_ANALOG);
LL_GPIO_EnablePinAnalogControl(GPIOA, LL_GPIO_PIN_1);
```





Let's stop at this point – you can find full description of further steps in the presentation.

Please merge code:

- from *template\_src.c* file (lines 138,139 and 159-260)
- into *main.c* file after LL\_GPIO\_EnablePinAnalogControl() function.

Compile the code and compare the code size between HAL and LL version of the same application.





The task is to configure DAC1, Channel1 to work with output buffer, triggered by Timer2 TRGO signal, without triangle nor noise wave generation

- 1. Before PPP configuration it is necessary to connect the clock to the PPP peripheral. To do this we can use dedicated macro: LL\_APB1\_GRP1\_EnableClock()
- 2. Select trigger source (TRGO signal from TIM2) using LL\_DAC\_SetTriggerSource()
- 3. Configure DAC1 output for Channel1 in normal mode (no sample and hold usage) with buffer enable and connection to GPIO (PA4 in our case) using LL\_DAC\_ConfigOutput()
- 4. Enable DMA requests for DAC1, channel1 using LL\_DAC\_EnableDMAReq()

```
/* USER CODE BEGIN 2 */
```

```
/* DAC LL configuration */
```



18



The task is to configure DAC1, Channel1 to work with output buffer, triggered by Timer2 TRGO signal, without triangle nor noise wave generation

- 1. Before PPP configuration it is necessary to connect the clock to the PPP peripheral. To do this we can use dedicated macro: LL\_APB1\_GRP1\_EnableClock()
- 2. Select trigger source (TRGO signal from TIM2) using LL\_DAC\_SetTriggerSource()
- 3. Configure DAC1 output for Channel1 in normal mode (no sample and hold usage) with buffer enable and connection to GPIO (PA4 in our case) using LL\_DAC\_ConfigOutput()
- 4. Enable DMA requests for DAC1, channel1 using LL\_DAC\_EnableDMAReq()

```
/* USER CODE BEGIN 2 */
/* DAC LL configuration */
1 LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_DAC1); //enable clock
2 LL_DAC_SetTriggerSource(DAC1, LL_DAC_CHANNEL_1, LL_DAC_TRIG_EXT_TIM2_TRGO);
3 LL_DAC_ConfigOutput(DAC1, LL_DAC_CHANNEL_1, LL_DAC_OUTPUT_MODE_NORMAL,
                                  LL_DAC_OUTPUT_BUFFER_ENABLE, LL_DAC_OUTPUT_CONNECT_GPIO);
4 LL_DAC_EnableDMAReq(DAC1, LL_DAC_CHANNEL_1);
```





### Replacing HAL functions with unitary LL 3 - LL L4 DAC ADC project - ADC configuration tasks

The task is to configure ADC1, Channel 6 (PA1) to work in regular single mode with DMA support, triggered by Timer2 Output Compare event on channel2, with sampling time 12.5 ADC clk cycles. ADC should be clocked by PCLK/2 synchronous clock (40MHz in our case).

- 1. At the beginning we should select system clock as clock source for ADC (system clock synchronous mode or HSI clock asynchronous mode). Point 6.3.3 in reference manual.
- 2. Before PPP configuration it is necessary to connect the clock to the PPP peripheral.
- 3. In the next step we need to configure the input clock for ADC (PCLK/2 synchronous mode)
- 4. The Next step is to select trigger source for ADC1 regular conversions (capture compare channel2 in timer2)
- 5. Further we need to configure the trigger signal edge (rising in our case)
- 6. Further we need to configure single conversion per trigger event
- 7. Further we need to configure DMA data transfer to unlimited mode
- 8. In the next steps we need to configure ADC sequencer for selected channel: Point 16.3.11 and further in reference manual.
  - a. Configure length of regular sequence (1 in our case)
  - b. Configure sequencer ranks for each channel (channel6 only in our case)
  - c. Configure sampling time for each channel (channel6 only in our case)
- 9. After the reset ADC is in deep power down mode. It is necessary to disable this mode. Point 16.3.6 in reference manual.
- 10. Further we need to enable ADC internal voltage regulator and wait for its stabilization (20us). Point 6.3.17 (table 63) in datasheet

Reference manual and Datasheet are present in Documentation folder within User\_Material.zip file



The task is to configure ADC1, Channel 6 (PA1) to work in regular single mode with DMA support, triggered by Timer2 Output Compare event on channel2, with sampling time 12.5 ADC clk cycles. ADC should be clocked by PCLK/2 synchronous clock (40MHz in our case).

- 1. At the beginning we should select system clock as clock source for ADC using LL\_RCC\_SetADCClockSource() function
- 2. Before PPP configuration it is necessary to connect the clock to the PPP peripheral. To do this we can use dedicated macro: LL\_AHB2\_GRP1\_EnableClock()
- 3. In the next step we need to configure the input clock for ADC (PCLK/2 synchronous mode) using LL\_ADC\_SetCommonClock() function
- 4. The Next step is to select trigger source for ADC1 regular conversions (capture compare channel2 in timer2) using **LL\_ADC\_REG\_SetTriggerSource()** function
- 5. Further we need to configure the trigger signal edge (rising in our case) using LL\_ADC\_REG\_SetTriggerEdge() function
- 6. Further we need to configure single conversion per trigger event using LL\_ADC\_REG\_SetContinuousMode() function

/\* ADC LL configuration \*/



3

4

### Replacing HAL functions with unitary LL 3 - LL\_L4\_DAC\_ADC project - ADC configuration tasks 1/2

The task is to configure ADC1, Channel 6 (PA1) to work in regular single mode with DMA support, triggered by Timer2 Output Compare event on channel2, with sampling time 12.5 ADC clk cycles. ADC should be clocked by PCLK/2 synchronous clock (40MHz in our case).

- 1. At the beginning we should select system clock as clock source for ADC using LL\_RCC\_SetADCClockSource() function
- 2. Before PPP configuration it is necessary to connect the clock to the PPP peripheral. To do this we can use dedicated macro: LL\_AHB2\_GRP1\_EnableClock()
- 3. In the next step we need to configure the input clock for ADC (PCLK/2 synchronous mode) using LL\_ADC\_SetCommonClock() function
- 4. The Next step is to select trigger source for ADC1 regular conversions (capture compare channel2 in timer2) using **LL\_ADC\_REG\_SetTriggerSource()** function
- 5. Further we need to configure the trigger signal edge (rising in our case) using LL\_ADC\_REG\_SetTriggerEdge() function
- 6. Further we need to configure single conversion per trigger event using LL\_ADC\_REG\_SetContinuousMode() function

```
/* ADC LL configuration */
```

LL\_RCC\_SetADCClockSource(LL\_RCC\_ADC\_CLKSOURCE\_SYSCLK);

- LL\_AHB2\_GRP1\_EnableClock(LL\_AHB2\_GRP1\_PERIPH\_ADC);//enable clock
- LL\_ADC\_SetCommonClock(\_\_LL\_ADC\_COMMON\_INSTANCE(ADC1), LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV2);

LL\_ADC\_REG\_SetTriggerSource(ADC1, LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CC2);

LL\_ADC\_REG\_SetTriggerEdge(ADC1, LL\_ADC\_REG\_TRIG\_EXT\_RISING);

LL\_ADC\_REG\_SetContinuousMode(ADC1, LL\_ADC\_REG\_CONV\_SINGLE);



The task is to configure ADC1, Channel 6 (PA1) to work in regular single mode with DMA support, triggered by Timer2 Output Compare event on channel2, with sampling time 12.5 ADC clk cycles. ADC should be clocked by PCLK/2 synchronous clock (40MHz in our case).

- 7. Further we need to configure DMA data transfer to unlimited mode using LL\_ADC\_REG\_SetDMATransfer() function
- 8. Further we need to configure ADC sequencer for regular conversions:
  - a. set ADC group regular sequencer length and scan direction using LL\_ADC\_REG\_SetSequencerLength() function
  - b. set ADC group regular sequence: channel on the selected sequence rank using LL\_ADC\_REG\_SetSequencerRanks() function
  - c. configure sampling time for given ADC channel using LL\_ADC\_SetChannelSamplingTime() function
- 9. After the reset ADC is in deep power down mode. It is necessary to disable this mode using **LL\_ADC\_DisableDeepPowerDown()** function
- 10. Further we need to enable ADC internal voltage regulator using LL\_ADC\_EnableInternalRegulator() function and wait for it stabilization (implement your own delay() function)



24

The task is to configure ADC1, Channel 6 (PA1) to work in regular single mode with DMA support, triggered by Timer2 Output Compare event on channel2, with sampling time 12.5 ADC clk cycles. ADC should be clocked by PCLK/2 synchronous clock (40MHz in our case).

- 7. Further we need to configure DMA data transfer to unlimited mode using LL\_ADC\_REG\_SetDMATransfer() function
- 8. Further we need to configure ADC sequencer for regular conversions:
  - a. set ADC group regular sequencer length and scan direction using LL\_ADC\_REG\_SetSequencerLength() function
  - b. set ADC group regular sequence: channel on the selected sequence rank using LL\_ADC\_REG\_SetSequencerRanks() function
  - c. configure sampling time for given ADC channel using LL\_ADC\_SetChannelSamplingTime() function
- After the reset ADC is in deep power down mode. It is necessary to disable this mode using LL\_ADC\_DisableDeepPowerDown() function
- 10. Further we need to enable ADC internal voltage regulator using LL\_ADC\_EnableInternalRegulator() function and wait for it stabilization (implement your own delay() function)

LL\_ADC\_REG\_SetDMATransfer(ADC1, LL\_ADC\_REG\_DMA\_TRANSFER\_UNLIMITED);

LL\_ADC\_REG\_SetSequencerLength(ADC1, LL\_ADC\_REG\_SEQ\_SCAN\_DISABLE);

LL\_ADC\_REG\_SetSequencerRanks(ADC1, LL\_ADC\_REG\_RANK\_1, LL\_ADC\_CHANNEL\_6);

LL\_ADC\_SetChannelSamplingTime(ADC1, LL\_ADC\_CHANNEL\_6, LL\_ADC\_SAMPLINGTIME\_12CYCLES\_5);

LL\_ADC\_DisableDeepPowerDown(ADC1);

LL\_ADC\_EnableInternalRegulator(ADC1);

//wait 20us for internal regulator stabilization

10

8

9



#### 25

#### The task is to configure **Channel 3** in **DMA1** to work with channel 1 in **DAC1** in the following way:

- Continuously read data from internal buffer (dacbuf[DACBUFSIZE]) in halfwords, with pointer incrementation
- Continuously write data (in halfwords, without pointer incrementation) to DAC1 data register for channel1 (12bits, right alignment)\*.

Before configuration we should connect clock to the DMA1 peripheral. To do this we can use dedicated macro: \_\_\_HAL\_RCC\_PPP\_CLK\_ENABLE()

After configuration we should enable the Channel3 in DMA1 using LL\_DMA\_EnableChannel() function



\*) Hint: To get the proper address we can use function LL\_DAC\_DMA\_GetRegAddr()



#### The task is to configure Channel 3 in DMA1 to work with DAC1, channel1 in continuous (circular) mode.

- First step should be connection of the bus clock to DMA1 peripheral. We can use previously used macro or dedicated function LL\_AHB1\_GRP1\_EnableClock()
- 2. Further we need to configure DMA1, channel3 (using LL\_DMA\_ConfigTransfer() function) in the following way:
  - a. DMA transfer in circular mode to match with DAC1 configuration: DMA unlimited requests.
  - b. DMA transfer from memory with address increment.
  - c. DMA transfer to DAC1 without address increment by half-word to match with DAC1 configuration: DAC1 resolution 12 bits.
  - d. DMA transfer from memory by half-word to match with DAC1 conversion data buffer variable type: half-word.
- 3. Further we should assign channel3 of DMA1 to DAC1 request (point 10.4.7, table 39 in reference manual) using LL\_DMA\_SetPeriphRequest() function.

'\* DAC DMA LL configuration \*/



#### 27

#### The task is to configure Channel 3 in DMA1 to work with DAC1, channel1 in continuous (circular) mode.

- First step should be connection of the bus clock to DMA1 peripheral. We can use previously used macro or dedicated function LL\_AHB1\_GRP1\_EnableClock()
- 2. Further we need to configure DMA1, channel3 (using **LL\_DMA\_ConfigTransfer()** function) in the following way:
  - a. DMA transfer in circular mode to match with DAC1 configuration: DMA unlimited requests.
  - b. DMA transfer from memory with address increment.
  - c. DMA transfer to DAC1 without address increment by half-word to match with DAC1 configuration: DAC1 resolution 12 bits.
  - d. DMA transfer from memory by half-word to match with DAC1 conversion data buffer variable type: half-word.
- 3. Further we should assign channel3 of DMA1 to DAC1 request (point 10.4.7, table 39 in reference manual) using LL\_DMA\_SetPeriphRequest() function.



#### The task is to configure Channel 3 in DMA1 to work with DAC1, channel1 in continuous (circular) mode.

- 4. In the next step we should configure DMA transfer addresses of source (dacbuf[] buffer) and destination (DAC1 data register for 12bit data aligned to right) using **LL\_DMA\_ConfigAddresses()** function \*).
- 5. Further we need to configure DMA transfer size (size of the dacbuf[]) using LL\_DMA\_SetDataLength() function
- 6. At the end we should enable channel3 in DMA1 using **LL\_DMA\_EnableChannel()** function



\*) Hint: To get the proper address we can use function LL\_DAC\_DMA\_GetRegAddr()



#### The task is to configure Channel 3 in DMA1 to work with DAC1, channel1 in continuous (circular) mode.

- 4. In the next step we should configure DMA transfer addresses of source (dacbuf[] buffer) and destination (DAC1 data register for 12bit data aligned to right) using **LL\_DMA\_ConfigAddresses()** function \*).
- 5. Further we need to configure DMA transfer size (size of the dacbuf[]) using LL\_DMA\_SetDataLength() function
- 6. At the end we should enable channel3 in DMA1 using **LL\_DMA\_EnableChannel()** function

```
LL_DMA_ConfigAddresses(DMA1,

LL_DMA_CHANNEL_3,

(uint32_t) & dacbuf,

LL_DAC_DMA_GetRegAddr(DAC1,LL_DAC_CHANNEL_1,LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED),

LL_DMA_DIRECTION_MEMORY_TO_PERIPH);

LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_3, DACBUFSIZE);

LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_3);

6
```



\*) Hint: To get the proper address we can use function LL\_DAC\_DMA\_GetRegAddr()



#### The task is to configure **Channel 1** in **DMA1** to work with channel 6 in ADC1 in the following way:

- Continuously read data (in halfwords, without pointer incrementation) from ADC1 data register for regular channels (12bits)\*.
- Continuously write data to internal buffer (adcbuf[ADCBUFSIZE]) in halfwords, with pointer incrementation
- After the configuration we should enable the Channel1 in DMA1 using LL\_DMA\_EnableChannel() function





#### The task is to configure Channel 1 in DMA1 to work with ADC1, channel6 in continuous (circular) mode.

- 1. First step should be connection of the bus clock to DMA1 peripheral. We can use previously used macro or dedicated function LL\_AHB1\_GRP1\_EnableClock()
- 2. Further we need to configure DMA1, channel1 (using LL\_DMA\_ConfigTransfer() function) in the following way:
  - a. DMA transfer in circular mode to match with ADC1 configuration: DMA unlimited requests.
  - b. DMA transfer from ADC1 data register for regular conversions without address increment by half-word to match with ADC1 configuration: ADC1 resolution 12 bits.
  - c. DMA transfer to memory with address increment.
  - d. DMA transfer to memory by half-word to match with ADC1 conversion data buffer variable type: half-word.
- 3. Further we should assign channel1 of DMA1 to ADC1 request (point 10.4.7, table 39 in reference manual) using LL\_DMA\_SetPeriphRequest() function.

/\* ADC DMA LL configuration \*/



#### The task is to configure Channel 1 in DMA1 to work with ADC1, channel6 in continuous (circular) mode.

- 1. First step should be connection of the bus clock to DMA1 peripheral. We can use previously used macro or dedicated function LL\_AHB1\_GRP1\_EnableClock()
- 2. Further we need to configure DMA1, channel1 (using LL\_DMA\_ConfigTransfer() function) in the following way:
  - a. DMA transfer in circular mode to match with ADC1 configuration: DMA unlimited requests.
  - b. DMA transfer from ADC1 data register for regular conversions without address increment by half-word to match with ADC1 configuration: ADC1 resolution 12 bits.
  - c. DMA transfer to memory with address increment.
  - d. DMA transfer to memory by half-word to match with ADC1 conversion data buffer variable type: half-word.
- 3. Further we should assign channel1 of DMA1 to ADC1 request (point 10.4.7, table 39 in reference manual) using LL\_DMA\_SetPeriphRequest() function.



#### The task is to configure Channel 1 in DMA1 to work with ADC1, channel6 in continuous (circular) mode.

- 4. In the next step we should configure DMA transfer addresses of source (ADC1 data register for 12bit data) and destination (adcbuf[] buffer) using LL\_DMA\_ConfigAddresses() function \*).
- 5. Further we need to configure DMA transfer size (size of the adcbuf[]) using LL\_DMA\_SetDataLength() function
- 6. At the end we should enable channel1 in DMA1 using LL\_DMA\_EnableChannel() function



\*) Hint: To get the proper address we can use function LL\_ADC\_DMA\_GetRegAddr()



Δ

6

### Replacing HAL functions with unitary LL 3 - LL\_L4\_DAC\_ADC project - ADC\_DMA configuration

#### The task is to configure Channel 1 in DMA1 to work with ADC1, channel6 in continuous (circular) mode.

- 4. In the next step we should configure DMA transfer addresses of source (ADC1 data register for 12bit data) and destination (adcbuf[] buffer) using LL\_DMA\_ConfigAddresses() function \*).
- 5. Further we need to configure DMA transfer size (size of the adcbuf[]) using LL\_DMA\_SetDataLength() function
- 6. At the end we should enable channel1 in DMA1 using **LL\_DMA\_EnableChannel()** function

```
LL_DMA_ConfigAddresses(DMA1,
    LL_DMA_CHANNEL_1,
    LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA),
    (uint32_t)&adcbuf,
    LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_1, ADCBUFSIZE);
```

```
LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_1);
```





35

#### The task is to configure Timer2 (TIM2) to work in up-counting mode with the following parameters/options:

- Its output compare Channel2 should be configured in toggle mode with output compare parameters: frequency 5Hz, duty cycle 50%.
- There is no need to output Channel2 to the pin.
- TRGO signal of Timer2 should be configured on update to trigger DAC conversions
- Compare event on Channel2 will be used to trigger the ADC conversions.
- Source clock for the timer is APB clock = 80MHz





### Replacing HAL functions with unitary LL 3 - LL\_L4\_DAC\_ADC project – TIM2 timebase configuration

36

### The task is to configure Timer2 to work in OC toggle mode on channel2 (f=5Hz, 50%) without connection to the pin and with TRGO signal configured to update event.

- 1. First step should be connecting clock to Timer2 (TIM2) using macro \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE() or dedicated function LL\_APB1\_GRP1\_EnableClock()
- 2. Further we should set prescaler for timer2 using **LL\_TIM\_SetPrescaler()** function
- 3. Further we should configure autoreload (period value) using LL\_TIM\_SetAutoReload() function
- 4. Further we should configure counter mode to up-counting using LL\_TIM\_SetCounterMode() function
- 5. Further we should disable repetition counter by writing 0 to this counter using **LL\_TIM\_SetRepetitionCounter()** function





### Replacing HAL functions with unitary LL 3 - LL\_L4\_DAC\_ADC project – TIM2 timebase configuration 37

#### The task is to configure Timer2 to work in OC toggle mode on channel2 (f=5Hz, 50%) without connection to the pin and with TRGO signal configured to update event.

- First step should be connecting clock to Timer2 (TIM2) using macro HAL RCC\_TIM2 CLK\_ENABLE() or dedicated function LL APB1 GRP1 EnableClock()
- Further we should set prescaler for timer2 using LL TIM SetPrescaler() function
- Further we should configure autoreload (period value) using LL TIM SetAutoReload() function
- Further we should configure counter mode to up-counting using LL TIM SetCounterMode() function
- Further we should disable repetition counter by writing 0 to this counter using LL TIM SetRepetitionCounter() function 5.

#### /\* TIM2 LL configuration \*/

LL APB1 GRP1 EnableClock(LL\_APB1\_GRP1\_PERIPH\_TIM2);

LL TIM SetPrescaler(TIM2, 39999);

LL TIM SetAutoReload(TIM2, 399);

LL TIM SetCounterMode (TIM2, LL TIM COUNTERMODE UP);

LL TIM SetRepetitionCounter(TIM2, 0);



2345



### The task is to configure Timer2 to work in OC toggle mode on channel2 (f=5Hz, 50%) without connection to the pin and with TRGO signal configured to update event.

- Our next step should be configuration of trigger output (TRGO) to be connected to update event. We can use LL\_TIM\_SetTriggerOutput() function
- 2. Further we should configure channel2 into output compare mode using the following procedure:
  - a. Set output compare mode to TOGGLE using LL\_TIM\_OC\_SetMode() function
  - b. Set output channel polarity to OC active high using LL\_TIM\_OC\_SetPolarity() function
  - c. Set pulse value using LL\_TIM\_OC\_SetCompareCH2() function
- 3. Further we should enable channel2 in timer2 using LL\_TIM\_CC\_EnableChannel() function





### Replacing HAL functions with unitary LL 3 - LL\_L4\_DAC\_ADC project – TIM2 OC2 configuration <sup>39</sup>

### The task is to configure Timer2 to work in OC toggle mode on channel2 (f=5Hz, 50%) without connection to the pin and with TRGO signal configured to update event.

- Our next step should be configuration of trigger output (TRGO) to be connected to update event. We can use LL\_TIM\_SetTriggerOutput() function
- 2. Further we should configure channel2 into output compare mode using the following procedure:
  - a. Set output compare mode to TOGGLE using LL\_TIM\_OC\_SetMode() function
  - b. Set output channel polarity to OC active high using LL\_TIM\_OC\_SetPolarity() function
  - c. Set pulse value using LL\_TIM\_OC\_SetCompareCH2() function
- 3. Further we should enable channel2 in timer2 using LL\_TIM\_CC\_EnableChannel() function

1 LL\_TIM\_SetTriggerOutput(TIM2, LL\_TIM\_TRGO\_UPDATE); a LL\_TIM\_OC\_SetMode(TIM2, LL\_TIM\_CHANNEL\_CH2, LL\_TIM\_OCMODE\_TOGGLE); b LL\_TIM\_OC\_SetPolarity(TIM2, LL\_TIM\_CHANNEL\_CH2, LL\_TIM\_OCPOLARITY\_HIGH); c LL\_TIM\_OC\_SetCompareCH2(TIM2, 200); LL\_TIM\_CC\_EnableChannel(TIM2, LL\_TIM\_CHANNEL\_CH2);





### Replacing HAL functions with unitary LL 4 - LL\_L4\_DAC\_ADC project – starting the peripherals 40

#### Start already configured peripherals:

- Enable DMA for Channel1 of DAC1 using 1. LL DAC EnableDMARea() function
- Enable trigger for Channel1 of DAC1 using 2. LL DAC EnableTrigger() function
- Enable Channel1 of DAC1 using LL DAC Enable() 3. function
- Start calibration of ADC1 (for single ended conversions) 4. using function LL ADC StartCalibration().
- 5. Add necessary 116 ADC clk delay after calibration start
- Enable ADC1 using LL ADC Enable() function 6.
- Start regular conversion (ADC1 will start conversion after 7. next HW trigger) using LL ADC REG StartConversion() function
- Activate timer2 using LL TIM EnableCounter() function 8.

/\* DAC activation \*/ /\* ADC activation \*/

/\* TIM2 activation \*/





### Replacing HAL functions with unitary LL 4 - LL\_L4\_DAC\_ADC project – starting the peripherals 41

#### Start already configured peripherals:

- Enable DMA for Channel1 of DAC1 using 1. LL DAC EnableDMARea() function
- Enable trigger for Channel1 of DAC1 using 2. LL DAC EnableTrigger() function
- Enable Channel1 of DAC1 using LL DAC Enable() 3. function
- Start calibration of ADC1 (for single ended conversions) 4. using function LL ADC StartCalibration().
- 5. Add necessary 116 ADC clk delay after calibration start
- Enable ADC1 using LL ADC Enable() function 6.
- Start regular conversion (ADC1 will start conversion after 7. 5next HW trigger) using LL ADC REG StartConversion() function
- Activate timer2 using LL TIM EnableCounter() function 8.

```
/* DAC activation */
LL DAC EnableDMAReq(DAC1, LL DAC CHANNEL 1);
LL DAC EnableTrigger (DAC1, LL DAC CHANNEL 1);
LL DAC Enable (DAC1, LL DAC CHANNEL 1);
```

```
/* ADC activation */
```

3

6

```
LL ADC StartCalibration (ADC1, LL ADC SINGLE ENDED);
//necessary 116 ADC clk delay
```

```
LL ADC Enable (ADC1);
```

```
LL ADC REG StartConversion(ADC1);
```

```
/* TIM2 activation */
```

```
LL TIM EnableCounter (TIM2);
```

### HAL vs. LL libraries

12
----

offer		portability	Optimization (memory & MIPS)	easy	readiness	Hardware coverage	
STM32Cube	HAL API	+++	+	++	+++	+++	
	LL APIs	+	+++	+	++	++	



### What have we learnt? 44

✓ Gain knowledge about complete ST software offer for STM32 microcontrollers

✓ Gain knowledge about Low Layer Library concepts: unitary and init

Practice Low Layer Library concept on previously generated HAL based project

Gain knowledge about differences between HAL and LL concepts.



### Further reading 45

More information can be found in the following documents:

• UM1860 - Getting started with STM32CubeL4 for STM32L4 Series, available on the web:

http://www.st.com/resource/en/user\_manual/dm00157440.pdf

• UM1884 - Description of STM32L4 HAL and Low-layer drivers, available on the web:

http://www.st.com/resource/en/user\_manual/dm00173145.pdf

 Doxygen based html manual: STM32L486xx\_User\_Manual.chm, available within STM32L4xx Cube library in the path:

\STM32Cube\_FW\_L4\_V1.5.0\Drivers\STM32L4xx\_HAL\_Driver\







#### www.st.com/mcu

